

# Shri Shankaracharya Technical Campus,

# Shri Shankaracharya Group of Institutions

(An Autonomous Institute affiliated to CSVTU, Bhilai)

# SCHEME OF TEACHING AND EXAMINATION

Courses of Study and Scheme of Examination of M. Tech 1<sup>st</sup>Semester M.Tech. Electronics &Telecommunication (Communication)

| S.  | Boardof                  | Subject         | Cubicat   | Periods per<br>week |   | Sche | me of E | Exam          | - Total     | Credit |           |
|-----|--------------------------|-----------------|---|---------------------|---|------|---------|---------------|-------------|--------|-----------|
| No. | Study                    | Subject<br>Code | Subject   | L                   | Т | P    | Theo    | ry/Prac<br>CT | tical<br>TA | Marks  | L+(T+P)/2 |
| 1.  | Electronics<br>& Telecom | ET222101        | Modern Digital<br>Communication<br>Techniques     | 3                   | 1 | -    | 100     | 20            | 20          | 140    | 4         |
| 2.  | Electronics<br>& Telecom | ET222102        | Communication<br>Hardware Design<br>Using VH DL   | 3                   | 1 | -    | 100     | 20            | 20          | 140    | 4         |
| 3.  | Electronics<br>& Telecom | ET222103        | High performance communication network            | 3                   | 1 | -    | 100     | 20            | 20          | 140    | 4         |
| 4.  | Electronics<br>& Telecom | ET222104        | Microwave &<br>Radar Engineering                  | 3                   | 1 | -    | 100     | 20            | 20          | 140    | 4         |
| 5.  | Electronics & Telecom    | Refer Table I   | Elective – I                                      | 3                   | 1 | -    | 100     | 20            | 20          | 140    | 4         |
| 6.  | Electronics<br>& Telecom | ET222191        | VHDL Design Lab                                   | -                   |   | 3    | 75      |               | 75          | 150    | 2         |
| 7.  | Electronics<br>& Telecom | ET222192        | Modern Digital<br>Communication<br>Techniques Lab | -                   |   | 3    | 75      |               | 75          | 150    | 2         |
|     | Total                    |                 |   | 15                  | 5 | 6    | 650     | 100           | 250         | 1000   | 24        |

# Table I

|        | Elective-I            |              |   |  |  |  |
|--------|-----------------------|--------------|---|--|--|--|
| Sr.No. | Board of Study        | Subject Code | Subject   |  |  |  |
| 1      | Applied Mathematics   | ET222121     | Applied Mathematics for<br>Electronics Engineer |  |  |  |
| 2      | Electronics & Telecom | ET222122     | Satellite Communication                         |  |  |  |
| 3      | Electronics & Telecom | ET222123     | Digital System Design                           |  |  |  |

L-Lecture CT- Class Test

T- Tutorial

P-Practical

**TA-** Teachers Assessment

ESE- End Semester Exam



(An Autonomous Institute affiliated to Chhattisgarh Swami Vivekanand Technical University Bhilai)

### SCHEME OF EXAMINATION AND SYLLABUS

1<sup>st</sup>Semister M.Tech. Electronics &Telecommunication (Communication)

| Subject Code :-<br>ET222101 | Modern Digital Communication<br>Techniques | L = 3 | T = 1 | P = 0 | Credits = 4  |
|-----------------------------|--|-------|-------|-------|--------------|
| Evaluation                  | ESE  | CT    | TA    | Total | ESE Duration |
| Scheme                      | 100  | 20    | 20    | 140   | 3 Hours      |

| Course Objective                              | Course Outcomes   |
|---|---|
|   |   |
|   | On successful completion of the course, the student will be |
| The objective is to make the students         | able to:  |
| understand and conceptualize the basics of    |   |
| <b>Digital Transmission Schemes</b> . The aim | and its transmission Process.                               |
| is to impart skills to students for           | CO2:-learn various digital modulation techniques.           |
| developing various Algorithms and             | CO3:-calculate various efficiency analysis parameters of    |
| advanced techniques that can improve the      | digital Communication .                                     |
| perforformance of digital Communication.      | CO4:-Understand various type of channels and its effect on  |
|   | signal transmission.  |
|   | CO5:-Learn the Various encoding and Decoding schemes in     |
|   | digital Communication.                                      |

#### **UNIT-I:INTRODUCTION:**

CO<sub>1</sub>

Functional Architecture Coded And Encoded Digital Communication System Architecture, Types of Networks And Services, Performance Criterion And Link Budgets.[5Hrs]

### **UNIT-II: DIGITAL MODULATIONS:**

CO<sub>2</sub>

PSD , DTA Pulse Stream, M-Ary Markov Source, Convolutionally Coded Modulation, Continuous Phase Modulation (CPM), Scalar And Vector Communications Over Memory Less Channel, Scalar Receiver, BER Performance, Detection Criterion. [5Hrs]

|               |                | October<br>2020    | 1.00    | Applicable for AY |
|---------------|----------------|--------------------|---------|-------------------|
| Chairman (AC) | Chairman (BoS) | Date of<br>Release | Version | 2020-21 Onwards   |



(An Autonomous Institute affiliated to Chhattisgarh Swami Vivekanand Technical University Bhilai)

### SCHEME OF EXAMINATION AND SYLLABUS

1<sup>st</sup>Semister M.Tech. Electronics &Telecommunication (Communication)

## **UNIT – III Coherent And Non-Coherent Communication With Waveforms:**

**CO3** 

Optical Receiver In WGN, MF Receiver, Matrix Generation, Colored GN, Whitening Approach, In-phase And Quadrature Phase Modem, Non- Coherent Receivers, Random Phase Channel, Optimum And Suboptimum M-FSK, Performance Of Non- Coherent Receivers In Random Phase Channel, Optimum Receivers In RayleighAnd Rician Channels, M- Ary Symbol Error Probability. [5Hrs]

### **UNIT – IV Band Limited Channels:**

**CO4** 

Optimum Pulse Shape Design, Optimum Demodulations Of Digital Signals In The Presence of ISI And AWGN Equalization Techniques, Diminishing And Detection –Q Modulation , QAM , QPSK, QBM, CPM , FSK, MSK.[5Hrs]

### **UNIT – V Coded digital communication:**

**CO5** 

Architecture, Interfacing, Detailing, Synchronization, Block Coded Digital Communication System Performance, Types of Binary Block Codes, Shanon Channel Coding Theorem, Linear Block Codes, Conventional Coded Digital Communication System, Representation of Convolution Codes, Decoding Problems of Decreasing Errors, Sequencing And Threshold Decoding.[5Hrs]

#### **Text Books:**

| S.No. | Title                            | Authors                                     | Edition | Publisher                               |
|-------|----------------------------------|---|---------|---|
| 1     | Digital Communication Techniques | M.K. Simon,<br>S.M. Hinedi,<br>W.C. Lindsey | Second  | Prentice Hall India, New<br>Delhi, 1995 |
| 2     | Digital Communications           | Simon Haykin                                | Eight   | John Wiley and sons<br>1998             |

| S. No. | Title  | Authors      | Edition | Publisher                     |
|--------|--|--------------|---------|-------------------------------|
| 1      | Advanced Electronic<br>Communication Systems       | Wayne Tomasi | Fourth  | Oxford University Press,1998  |
| 2      | Modern Digital and Analog<br>Communication Systems | B.P. Lathi   | Third   | Oxford University Press ,1998 |

|               |                | October<br>2020    | 1.00    | Applicable for AY |
|---------------|----------------|--------------------|---------|-------------------|
| Chairman (AC) | Chairman (BoS) | Date of<br>Release | Version | 2020-21 Onwards   |



(An Autonomous Institute affiliated to Chhattisgarh Swami Vivekanand Technical University Bhilai)

# SCHEME OF EXAMINATION AND SYLLABUS

1<sup>st</sup>Semester M.Tech. Electronics &Telecommunication (Communication)

| Subject Code :-<br>ET222102 | COMMUNICATION<br>HARDWARE DESIGN<br>USING VHDL | L = 3 | T = 1 | P = 0        | Credits = 4          |
|-----------------------------|--|-------|-------|--------------|----------------------|
| Evaluation<br>Scheme        | ESE<br>100                                     | CT 20 | TA 20 | Total<br>140 | ESE Duration 3 Hours |

| Course Objective  | Course Outcomes   |
|---|---|
| The objective is to make the students able to acquire knowledge on Hardware Description Languages, Programmable logic devices and FPGAs, on the basic of VHDL languages learn the design and realization of combinational & sequential digital circuits The aim is to impart skills to students for design and simulation of different communication circuits | On successful completion of the course, the student will be able to:  CO1:-design digital circuit using HDL and explain the architectures of Programmable logic devices and FPGAs  CO2:-model digital systems in HDL at different levels of abstraction.  CO3understand and use major syntactic elements of VHDL - entities, architectures, processes, functions, common concurrent statements, and common sequential statements.  CO4:-Design finite state machines for various applications  CO5:-Analyse& simulate various modulator and demodulator circuit configurations and their applications |

### UNIT I DESIGN CONCEPT

CO<sub>1</sub>

Digital Hardware, Design Process, Design of Digital Hardware, Programmable Logic devices(PLA, PAL, CPLD, FPGA) [ 5Hrs]

#### UNIT - II HARWARE MODELING

CO<sub>2</sub>

Introduction, Hardware Modeling Languages, Abstract Models, compilation and behavioral optimization, perspectives.[ 5Hrs]

#### UNIT - III DIGITAL CIRCUIT DESIGN

CO<sub>3</sub>

Multiplexes, Decoders, Encoders, Code Converters, Arithmetic Comparison Circuit, VHDL for Combinational Circuits: Assignment Statement, Selected Signal Assignment, Conditional Signal Assignment, Generate Statement, Concurrent and Sequential Statement assignment statement, Process Statement, Case Statement. FlipFlops, Registers and Counters. [5Hrs]

|               |                | October<br>2020    | 1.00    | Applicable for AY |
|---------------|----------------|--------------------|---------|-------------------|
| Chairman (AC) | Chairman (BoS) | Date of<br>Release | Version | 2020-21 Onwards   |



(An Autonomous Institute affiliated to Chhattisgarh Swami Vivekanand Technical University Bhilai)

# SCHEME OF EXAMINATION AND SYLLABUS

1<sup>st</sup>Semester M.Tech. Electronics &Telecommunication (Communication)

# UNIT - IV: SEQUENTIAL CIRCUIT DESIGN:

**CO4** 

Basic Design Steps, State assignment problem, Mealy State Model, Design of FSM, Asynchronous Behavior, Analysis of Asynchronous Circuits, State Reduction, State Assignment Problem.[5Hrs]

### **UNIT – V:Simulation Of Communication Circuits**

**CO5** 

Design of FSK Modulator , Simulation of FSK Modulator , Design of FSK Demodulator , Simulation of FSK Demodulator , Design and Simulation of Filters. [5Hrs]

#### **Text Books:**

| S.No. | Title  | Authors                      | Edition | Publisher       |
|-------|--|------------------------------|---------|-----------------|
| 1     | Fundamentals of Digital Logic with VHDL Design | Brown<br>Vranesic            | Second  | TMH Publication |
| 2     | Synthesis and Optimization of Digital Circuits | Giovanni De<br>Micheli       | Third   | TMH Publication |
| 3     | Analog Integrated Circuit Design               | D. A. Johns<br>and K. Martin | Second  | Wiley           |

| S. No. | Title                    | Authors | Edition | Publisher       |
|--------|--------------------------|---------|---------|-----------------|
| 1      | Circuit Design with VHDL | Pedroni | Second  | PHI Publication |
| 2      | VHDL Primer              | Bhaskar | Third   | PHI Publication |

|               |                   | October 2020       | 1.00    | Applicable for AY |
|---------------|-------------------|--------------------|---------|-------------------|
| Chairman (AC) | Chairman<br>(BoS) | Date of<br>Release | Version | 2020-21 Onwards   |



(An Autonomous Institute affiliated to Chhattisgarh Swami Vivekanand Technical University Bhilai)

# SCHEME OF EXAMINATION AND SYLLABUS

1<sup>st</sup>Semester M.Tech. Electronics &Telecommunication (Communication)

| Subject Code :-<br>ET222103 | High Performance<br>Communication Network | L = 3 | T = 1 | P = 0 | Credits = 4     |
|-----------------------------|---|-------|-------|-------|-----------------|
| Evaluation                  | ESE                                       | СТ    | TA    | Total | ESE<br>Duration |
| Scheme                      | 100                                       | 20    | 20    | 140   | 3 Hours         |

| Course Objective  | Course Outcomes  |
|---|--|
| The objective is to make the students understand and conceptualize the basics of <b>High performance communication network</b> . The aim is to impart skills to students for developing and hosting computer network establishment. | On successful completion of the course, the student will be able to:  CO1:-Outline the features of basics of computer network.  CO2:- Design structure of packet switched network  CO3:- Design structure of internet and TCP/IP networks  CO4:- learn the structure of atm and wireless networks.  CO5:-Learn the structure of optical network and switching. |

#### **UNIT- I: Basics Of Networks:**

**CO1** 

Telephone, computer, Cable television and Wireless networks, working principles, Digitization: Service Integration network services and layered architecture traffic characterization and QOS, network services: network elements and network mechanisms [5Hrs]

#### **UNIT-II: Packet Switched Networks:**

CO<sub>2</sub>

OSI and IP Model, Different Layers, Performance issues of flow control protocols Packet Switching:Optimum packet size, Routing Strategies LAN Protocols; Ethernet (IEEE 802.3); token ring (I EEE 802.5),FDDI, DQDB, SMDS,Frame relay[5Hrs]

#### **UNIT – III: Internet And TCP/IP Networks:**

**CO3** 

Overview; Internet protocol; TCP and VDP; performance of TCP/IP networks :SONET; DWDM, Fiber to home, DSL Intelligent networks. CATV.[5Hrs]

|               |                | October<br>2020    | 1.00    | Applicable for AY |
|---------------|----------------|--------------------|---------|-------------------|
| Chairman (AC) | Chairman (BoS) | Date of<br>Release | Version | 2020-21 Onwards   |



(An Autonomous Institute affiliated to Chhattisgarh Swami Vivekanand Technical University Bhilai)

# SCHEME OF EXAMINATION AND SYLLABUS

1<sup>st</sup>Semester M.Tech. Electronics &Telecommunication (Communication)

### **UNIT – IV: ATM and Wireless Networks:**

**CO4** 

Main features-addressing, signaling and routing: ATM header structure -adaptation layer, management and control; B-ISDN, interworking with ATM, Wireless networks: Spread spectrum LANs, IR LANs [5Hrs]

### **UNIT – V: Optical Networks and Switching:**

**CO5** 

Optical links- WDM systems. Optical LAN's, optical paths and networks; TDS and SDS: Distributed, shared input and output buffers [5Hrs]

### **Text Books:**

| S.No. | Title                                      | Authors                               | Edition | Publisher  |
|-------|--|---------------------------------------|---------|--|
| 1     | High Performance<br>Communication Networks | Jean Warland<br>and Pravin<br>Varaiya | Second  | Harcourt and Morgan<br>Kauffman, London,<br>2000 |
| 2     | Data and computer<br>Communication         | Willium<br>Stalling                   | Eight   | Pearson Prentice Hall                            |

| S. No. | Title                  | Authors                       | Edition | Publisher                             |
|--------|------------------------|-------------------------------|---------|---------------------------------------|
| 1      | Communication Networks | Leon Gracia,<br>Widjaja       | Second  | Tata McGraw -Hill,<br>New Delhi, 2000 |
| 2      | ATM Networks           | Sumit Kasera,<br>Pankaj Sethi | Fourth  | Tata McGraw-Hill,<br>New Delhi, 2000  |

|               |                   | October 2020       | 1.00    | Applicable for AY |
|---------------|-------------------|--------------------|---------|-------------------|
| Chairman (AC) | Chairman<br>(BoS) | Date of<br>Release | Version | 2020-21 Onwards   |



(An Autonomous Institute affiliated to Chhattisgarh Swami Vivekanand Technical University Bhilai)

# SCHEME OF EXAMINATION AND SYLLABUS

1st Semester M.Tech. Electronics & Telecommunication (Communication)

| Subject Code :-<br>ET222104 | Microwave & Radar<br>Engineering | L = 3 | T = 1 | P = 0 | Credits = 4  |
|-----------------------------|----------------------------------|-------|-------|-------|--------------|
| Evaluation                  | ESE                              | CT    | TA    | Total | ESE Duration |
| Scheme                      | 100                              | 20    | 20    | 140   | 3 Hours      |

| Course Objective  | Course Outcomes   |
|---|---|
| The objective is to make the students understand and conceptualize the basics of <b>Secure Communication</b> . The subject aims to provide the student with: 1. An understanding of microwave components, devices, tubes and network analysis. 2. An ability to perform microwave measurements. 3. An understanding of MTI RADARs and its applications. 4. An understanding of radio navigation and Microwave landing system. | On successful completion of the course, the student will be able to:  CO1:- Understand microwave components such as Tee Junction, Directional Couplers and Signal generators.  CO2:- Understand the theory of microwave cavity and various microwave measurement techniques.  CO3:- Understand the need and working of Microwave devices and amplifiers.  CO4:- Gain in depth knowledge about the MTI radar,its operation and Radio Navigation techniques.  CO5:- Become familiar with aircraft homing system and microwave landing system. |

### **UNIT- I: Industrial Microwaves & Component:**

CO<sub>1</sub>

Microwave Waveguide Components: Attenuators, phase shifters, matched loads, detectors and mounts, slotted-sections, E-plane tee, H-plane tee, hybrid tees, directional douplers, tuners, circulators and isolators; Signal generators: Fixed frequency,sweep frequency and synthesized frequency oscillators; Microwave in process control instrumentation [5Hrs]

# **UNIT-II: Microwave Measurement Techniques:**

CO<sub>2</sub>

Noise sources and noise meters used in microwave measurements; Frequency meters and VSWR meters; Measurements of frequency, attenuation, VSWR and impedance; Cavity measurements: Q -factor, bandwidth; Cavity and Waveguide methods; Measurements of power Calorimetric and Microwave bridges; Principles of

|               |                | October<br>2020    | 1.00    | Applicable for AY |
|---------------|----------------|--------------------|---------|-------------------|
| Chairman (AC) | Chairman (BoS) | Date of<br>Release | Version | 2020-21 Onwards   |



(An Autonomous Institute affiliated to Chhattisgarh Swami Vivekanand Technical University Bhilai)

### SCHEME OF EXAMINATION AND SYLLABUS

1<sup>st</sup> Semester M.Tech. Electronics &Telecommunication (Communication)

time domain and frequency domain reflectometry, spectrum analyser and network analyser; Measurement of Scattering parameters of passive and active devices [5Hrs]

#### **UNIT – III: Microwave Devices and Amplifiers:**

CO<sub>3</sub>

Microwave Transistor; Microwave Tunnel Diode; Varacter Diode; Schottky Diode; MESFET: Principle of operation, equivalent circuit, cut off frequency, power frequency limitations; Charge Coupled Devices (CCD); Transferred Electron Devices: Gunn Diode, LSA Diode, modes of operation, Microwave Generation and Amplification; Avalanche Effect Devices: Read diode, carrier current and external current; IMPATT diodes. Klystron: Velocity modulation process, bunching process, output power and beam loadin g; Reflex Klystron: power output and efficiency; Traveling Wave Tubes; Magnetron. [5Hrs]

#### UNIT – IV: MTI Radar, Transmitter and Receiver:

**CO4** 

Oscillator amplifier, mixer, displays, duplexer, matched filter, receiver, correlation, detection, constant falls alarm rate, receiver, protector, selectivity, time control., Introduction, Operation of MTI Radar, MTI Receiver With Delay Line, Cnceler Range Gated, Doppler Filter, Digital Signal Processing, MTI For A Moving Platform, Limitations of MTI Platform. [5Hrs]

#### **UNIT – V: Aircraft Homing System And Instrument Loading System:**

**CO5** 

Introduction, Switched cardiod homing system, four course radio range, omnidirectional ranges, tactical air navigation, instrument landing aids, ground controlled approach, radio altimeter, microwave landing system, advantages of MLS. [5Hrs]

#### **Text Books:**

| S.No. | Title                        | Authors                  | Edition | Publisher |
|-------|------------------------------|--------------------------|---------|-----------|
| 1     | Microwave Devices & Circuits | Liao, Samuel<br>Y.       | Second  | РНІ       |
| 2     | Introduction to radar system | MERRICC, I-<br>SKOC, NIK | Eight   | ТМН       |

| S. No. | Title   | Authors              | Edition | Publisher |
|--------|---|----------------------|---------|-----------|
| 1      | Passive Rf & Microwave<br>Integrated Circuits | Maloratsky<br>,Leo G | Second  | Elsevier  |
| 2      | Recent Advances In<br>Microwaves & Lightwaves | E.K. Sharma          | Fourth  | New Age   |

|               |                   | October 2020       | 1.00    | Applicable for AY |
|---------------|-------------------|--------------------|---------|-------------------|
| Chairman (AC) | Chairman<br>(BoS) | Date of<br>Release | Version | 2020-21 Onwards   |



(An Autonomous Institute affiliated to Chhattisgarh Swami Vivekanand Technical University Bhilai)

### SCHEME OF EXAMINATION AND SYLLABUS

1<sup>st</sup> Semester M. Tech. Electronics & Telecommunication (Communication)

| Subject Code :-<br>ET222123 | Digital System Design | L = 3 | T = 1 | P = 0 | Credits = 4  |
|-----------------------------|-----------------------|-------|-------|-------|--------------|
| Evaluation                  | ESE                   | CT    | TA    | Total | ESE Duration |
| Scheme                      | 100                   | 20    | 20    | 140   | 3 Hours      |

| Course Objective                           | Course Outcomes  |
|--|--|
|  |  |
| The objective is to make the               | On successful completion of the course, the student will be able |
| students understand and                    | to:  |
| conceptualize the basics of <b>Digital</b> | CO1:-Able to learn the General Purpose Machine, Languages        |
| <b>System Design</b> . The aim is to       | and Digital Logic.   |
| impart skills to students for              | CO2:- Design structure of Processor.                             |
| developing and designProcessor,            | CO3:-Able to understand and Design structure of Computer         |
| Computer Arithmetic and the                | Arithmetic and the Arithmetic Unit.                              |
| Arithmetic Unit, Memory System.            | CO4:-learn about Memory System Design.                           |
|  | CO5:-Able to understand Digital system Input and Output.         |

#### **UNIT- I: The General Purpose Machine, Languages and Digital Logic:**

CO<sub>1</sub>

The General Purpose Machine, User's View, The Machine/Assembly Language Programmer's View The Computer Architect's View, The Computer System Logic Designer's View, Classification of Computers and Their Instructions, Computer Instruction Sets, Informal Description of the Simple RISE Computer, SRC, Formal Description of SRC Using Register Transfer Notation, RTN, Describing Addressing Modes with RTN, Register Transfers and Logic Circuits: From Behavior to Hardware. [5Hrs]

#### **UNIT-II: Processor Design:**

CO<sub>2</sub>

The Design Process, AI-Bus Micro architecture for the SRC, Data Path Implementation, Logic Design for the I-Bus SRC, The Control Unit, The 2- and 3·Bus Processor Designs, The Machine Reset, Machine Exceptions, Pipelining, Instruction-Level Parallelism, Microprogramming. [5Hrs]

#### **UNIT – III : Computer Arithmetic and the Arithmetic Unit:**

CO<sub>3</sub>

Number Systems and Radix Conversion, Fixed-Point Arithmetic, Seminumeric Aspects of ALUDesign, Floating-Point Arithmetic. [5Hrs]

|               |                | October<br>2020    | 1.00    | Applicable for AY |
|---------------|----------------|--------------------|---------|-------------------|
| Chairman (AC) | Chairman (BoS) | Date of<br>Release | Version | 2020-21 Onwards   |



(An Autonomous Institute affiliated to Chhattisgarh Swami Vivekanand Technical University Bhilai)

# SCHEME OF EXAMINATION AND SYLLABUS

1<sup>st</sup> Semester M. Tech. Electronics & Telecommunication (Communication)

# **UNIT – IV: Memory System Design:**

**CO4** 

The Components of the Memory System, RAM Structure, The Logic Designer's Perspective, MemoryBoards and Modules, Two-Level Memory Hierarchy, The CacheVirtual Memory, The Memory Subsystem in the Computer. [5Hrs]

# **UNIT – V :Input and Output:**

**CO5** 

The I/O Subsystem, Programmed I/O, I/O Interrupts, Direct Memory Access (DMA) ,I/O Data Format Change and Error Control. [5Hrs]

### **Text Books:**

| S.No. | Title                                    | Authors                             | Edition | Publisher         |
|-------|--|-------------------------------------|---------|-------------------|
| 1     | Computer Systems Design and Architecture | Vincent P.<br>Heuring& H.<br>Jordan | Second  | Pearson Education |
| 2     | Computer organization & Architecture     | Stallings                           | Tenth   | Pearson Education |

| S. No. | Title                                      | Authors       | Edition | Publisher                             |
|--------|--|---------------|---------|---------------------------------------|
| 1      | Digital System Design & Microprocessors    | Hayes, John P | Second  | Tata McGraw -Hill,<br>New Delhi, 2000 |
| 2      | Digital System (Principles & Applications) | R.J. tocci    | Tenth   | P.H.I.                                |

|                  |                   | October 2020       | 1.00    | Applicable for AY |
|------------------|-------------------|--------------------|---------|-------------------|
| Chairman<br>(AC) | Chairman<br>(BoS) | Date of<br>Release | Version | 2020-21 Onwards   |



# Shri Shankaracharya Technical Campus, Shri Shankaracharya Group of Institutions (An Autonomous Institute affiliated to Chhattisgarh Swami Vivekanand Technical University

Bhilai)

# SCHEME OF EXAMINATION AND SYLLABUS

1st Semester M. Tech. Electronics & Telecommunication (Communication)

| Subject Code :-<br>ET222191 | VHDL Design Lab | L = 0 | T = 0 | P = 2 | Credits = 2 |
|-----------------------------|-----------------|-------|-------|-------|-------------|
| Evaluation                  | ESE             | CT    | TA    | Total | Lab Periods |
| Scheme                      | 75              | 00    | 75    | 150   | 10          |

| Course Objective  | Course Outcomes   |
|---|---|
| The objective is to make the students able to acquire knowledge on Hardware Description Languages, Programmable logic devices and FPGAs, on the basic of VHDL languages learn the design and realization of combinational & sequential digital circuits The aim is to impart skills to students for design and simulation of different communication circuits | On successful completion of the course, the student will be able to:  CO1:-design digital circuit using HDL and explain the architectures of Programmable logic devices and FPGAs  CO2:-model digital systems in HDL at different levels of abstraction.  CO3understand and use major syntactic elements of VHDL - entities, architectures, processes, functions, common concurrent statements, and common sequential statements.  CO4:-Design finite state machines for various applications  CO5:-Analyse& simulate various modulator and demodulator circuit configurations and their applications |

# List of Experiments

| 1  |     |
|--|-----|
| 1) To design and simulate the basic gates                                  | CO1 |
| 2) Designing of the combinational blocks a) Mux b) Encoders c) Decoders    | CO2 |
| 3) Designing and simulation of Code converters                             | CO3 |
| 4) Designing, simulation and implementation 9-bit parity generator/checker | CO4 |
| 5) Designing, simulation and implementation Flip-Flops                     | CO1 |
| 6) Designing and simulation of Registers                                   | CO5 |
| 7) Designing and simulation of Counters                                    | CO2 |
| 8) FSM modeling (Design Sequence Detector "101")                           | CO4 |
| 9) Designing, simulation and implementation of ROM                         | CO3 |
| 10) Designing, simulation and implementation of RAM                        | CO5 |

|               |                | October<br>2020    | 1.00    | Applicable for AY |
|---------------|----------------|--------------------|---------|-------------------|
| Chairman (AC) | Chairman (BoS) | Date of<br>Release | Version | 2020-21 Onwards   |



(An Autonomous Institute affiliated to Chhattisgarh Swami Vivekanand Technical University Bhilai)

# SCHEME OF EXAMINATION AND SYLLABUS

1<sup>st</sup> Semester M. Tech. Electronics & Telecommunication (Communication)

# **List of Equipments/Machine Required:**

- 1) Computer System with Pentium 4 processor, 256MB Ram 2) EDA tools: 1) FPGA implementation kit 2) CPLD implementation kit 3) Xilinx project nevigator 5.2 4) Active HDL 6.2 5) Modelsim
- 2) Recommended Books:
  - 1) Fundamentals of Digital Logic with VHDL Design: Brown Vranesic, TMH Publication.
  - 2) Circuit Design with VHDL Prdroni PHI Publication
  - 3) VHDL Primer Bhaskar PHI Publication

|               |                | October<br>2020    | 1.00    | Applicable for AY |
|---------------|----------------|--------------------|---------|-------------------|
| Chairman (AC) | Chairman (BoS) | Date of<br>Release | Version | 2020-21 Onwards   |



(An Autonomous Institute affiliated to Chhattisgarh Swami Vivekanand Technical University Bhilai)

# SCHEME OF EXAMINATION AND SYLLABUS

1st Semester M. Tech. Electronics & Telecommunication (Communication)

| Subject Code :-<br>ET222192 | Modern Digital Communication<br>Techniques Lab | L = 0 | T = 0 | P = 2 | Credits = 2 |
|-----------------------------|--|-------|-------|-------|-------------|
| Evaluation                  | ESE  | CT    | TA    | Total | Lab Periods |
| Scheme                      | 75   | 00    | 75    | 150   | 10          |

| Course Objective   | Course Outcomes |  |  |
|--|-----------------|--|--|
| The objective is to make the students understand and conceptualize the basics of <b>Digital Transmission Schemes</b> . The aim is to impart skills to students for <b>developing various Algorithms and advanced techniques</b> that can improve the performance of digital Communication. |                 |  |  |

# **List of Experiments**

| LIBU OI | Experiments  |     |
|---------|--|-----|
| i.      | To generate various signals used in digital communications         | CO1 |
| ii.     | To find correlation autocorrelation between various signals        | CO2 |
| iii.    | To find convolution of signals and simulate response of LTI system | CO3 |
| iv.     | To write different algorithms of FFT                               | CO4 |
| v.      | To design IIR and FIR digital filters                              | CO5 |
| vi.     | To use raised cosine filters for pulse shaping                     | CO2 |
| vii.    | To source code using DPCM, Huffman etc.                            | CO3 |
| viii.   | To channel code and verify Shannon's channel capacity              | CO3 |
| ix.     | To modulate signals using ASK, PSK, MSK etc in presence of AWGN    | CO4 |
| х.      | To study and simulate the effects of equalization                  | CO2 |
|         |  |     |

|               |                | October<br>2020    | 1.00    | Applicable for AY |
|---------------|----------------|--------------------|---------|-------------------|
| Chairman (AC) | Chairman (BoS) | Date of<br>Release | Version | 2020-21 Onwards   |



# Shri Shankaracharya Technical Campus,

# Shri Shankaracharya Group of Institutions

(An Autonomous Institute affiliated to Chhattisgarh Swami Vivekanand Technical University Bhilai)

# SCHEME OF EXAMINATION AND SYLLABUS

1<sup>st</sup> Semester M. Tech. Electronics & Telecommunication (Communication)

# **List of Equipments/Machine Required:**

- i. Mat lab 7.0
- ii. Computer System (PIV with 256 MB Ram)
- iii. CDMA trainer
- iv. GSM trainer
- v. Spectrum Analyzer

# **Recommended Books:**

- 1. M.K. Simon, S.M. Hinedi and W.C. Lindsey, "Digital Communication Techniques": Signaling and detection, Prentice Hall India, New Delhi, 1995.
- 2. Simon Haykin, "Digital Communications", John Wiley and sons, 1998.

|               |                | October<br>2020    | 1.00    | Applicable for AY |
|---------------|----------------|--------------------|---------|-------------------|
| Chairman (AC) | Chairman (BoS) | Date of<br>Release | Version | 2020-21 Onwards   |